There are many different ways in which the dual damascene process is used. The animation shows an overview of one process: -In the dual damascene process, a low-k dielectric is added. -CMP is used to remove dielectric down to depth of the vias. -Silicon nitride is deposited and the resist is added and exposed. -The surface is etched and a second layer of low-k dielectric is added. -CMP is used to remove the dielectric down to the final thickness of the metal lines. -Resist is added for vias and metal lines. -The surface is exposed and removed. -The dielectric is etched and the resist is removed. -The metal barrier and metal are added. -Depending on the process, this could be copper. -The metal and metal barrier are removed through CMP. THe objective is to explain the dual damascene process.This simulation is from Module 068 of the Process & Equipment III Cluster of the MATEC Module Library (MML).


  • Science > Engineering
  • Science > Technology

Education Levels:

  • Grade 1
  • Grade 2
  • Grade 3
  • Grade 4
  • Grade 5
  • Grade 6
  • Grade 7
  • Grade 8
  • Grade 9
  • Grade 10
  • Grade 11
  • Grade 12


Informal Education,NSDL_SetSpec_ncs-NSDL-COLLECTION-000-003-112-021,Higher Education,NSDL,Undergraduate (Upper Division),Technical Education (Lower Division),Undergraduate (Lower Division),oai:nsdl.org:2200/20110304103116594T,Engineering,High School,Vocational/Professional Development Education,Science -- Engineering,Technology,General Public,Graduate/Professional,Science -- Technology



Access Privileges:

Public - Available to anyone

License Deed:

Creative Commons Attribution Non-Commercial Share Alike


This resource has not yet been aligned.
Curriki Rating
'NR' - This resource has not been rated
'NR' - This resource has not been rated

This resource has not yet been reviewed.

Not Rated Yet.

Non-profit Tax ID # 203478467